Sr Analog IC Design Engineer - Jamie Grayem

Sr Analog IC Design Engineer
Santa Clara, CA / Hybrid Remote
140-200K + Signing Bonus + Paid Relocation

CE AMS ACE PHY group supports analog mixed signal product development for Automotive and Ethernet PHY businesses

You will be working with multi-functional teams to deliver high-speed Ethernet products. You will define specifications based on link budget, behavioral modeling, and transistor-level feasibility. You will also drive schematic design and collaborate on mask design for implementation. And finally, with the team, you will drive designs into volume production and delight customers.

Education
Master’s degree and/or PhD in Electrical Engineering and 3+ years of experience.

Basic Qualifications
* Experience with Tx/Rx equalization techniques and circuits like de-emphasis, CTLE, DFE
* Experience with high-speed digital circuits (e.g., serializer, deserializer, counters, dividers, etc.)
* Familiarity with CDR architectures and implementations
* Design experience in advanced CMOS technologies, design with FinFet technology

* Experience in lab testing of high-speed transceivers
* Modeling of passive on-chip elements such as inductor, T-coil, and transformer
* Able to build VerilogA/AMS behavioral models
* Able to analyze and lead characterization data from lab and volume testing
* Knowledge of ESD requirements

Solid understanding and experience of designing analog mixed-signal circuit blocks including PLL, phase interpolator, low jitter clock distribution, bandgap, biasing circuits, LDO regulators, amplifiers, comparators, high-speed DACs and ADCs, filters
* In-depth knowledge of analog mixed-signal concepts like mismatch mitigation, linearity, stability, low-power and low-noise techniques
* Hands-on experience with AMS IC development from definition to high-volume production including layout supervision, bench evaluation, correlation, and characterization

Preferred Qualifications
* Experience with Tx/Rx equalization techniques and circuits like de-emphasis, CTLE, DFE
* Experience with high-speed digital circuits (e.g., serializer, deserializer, counters, dividers, etc.)
* Familiarity with CDR architectures and implementations
* Design experience in advanced CMOS technologies, design with FinFet technology
* Experience in lab testing of high-speed transceivers
* Modeling of passive on-chip elements such as inductor, T-coil, and transformer
* Able to build VerilogA/AMS behavioral models
* Able to analyze and lead characterization data from lab and volume testing
* Knowledge of ESD requirements

Ideal Candidate
* The ideal candidate will have a deep understanding of analog mixed-signal design with experience in high-speed transceivers.

* Solid understanding and experience of designing analog mixed-signal circuit blocks including PLL, phase interpolator, low jitter clock distribution, bandgap, biasing circuits, LDO regulators, amplifiers, comparators, high-speed DACs and ADCs, filters
* In-depth knowledge of analog mixed-signal concepts like mismatch mitigation, linearity, stability, low-power and low-noise techniques
* Hands-on experience with AMS IC development from definition to high-volume production including layout supervision, bench evaluation, correlation, and characterization

Benefits
Total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

This role is eligible for our hybrid work model in which you will be able to split time between working from home and on-site in office.